

Cassette no.:	1
Video taped:	17.02.87
Product:	DELILAH
Contents:	Hardware introduction
Lecturer:	L. Bockelie and C.Cherrington
	EN

DELLAAR



**Trimming Response
Times to the Bone**

FEATURES.

1

- * Added CPU Performance
- * On Board Memory
- * Lower Component Cost
- * Lower Power Consumption
- * Fully software compatible with all previous ND-100 models.
- * Battery backed up clock.

FEATURES.

2

Added CPU Performance:

- * 1.5 times ND-110/CX due to shorter cycle times.
- * Shorter memory access time.
- * Simplified cache leads to shorter buffered write cycles.

FEATURES.

3

On board memory

- * 2 or 4 Mb DRAM on CPU board
- * Configured from address 0. (fixed)
- * Can be disabled with a switch.
- * Dual ported between CPU and ND-100 Bus
- * 100 ns access time, fast page mode.
- * Parity

FEATURES.

4

The calendar power is backed up with a battery, so that it is no longer necessary to update the clock. (As on RASK 2).

Bus bandwidth is 20% higher than RASK. (As on RASK 2).

Only RS-232 provided for the console, not Current Loop. (As on JAMES).

FEATURES.

5

A new OPCOM command, LCS is provided.
This will load the Control Store and do
a Master Clear.

The old command MACL will do a Master
Clear, without reloading the Control
Store. (As on ND110 & ND110/CX).

FEATURES.

6

Possible configurations:

Memory: Speed: Floating point format:

4Mb	1.5 x ND110/CX	32 bit
2Mb	1.5 x ND110/CX	32 bit
4Mb	1.5 x ND110/CX	48 bit
2Mb	1.5 x ND110/CX	48 bit
4Mb	1.0 x ND110/CX	32 bit
2Mb	1.0 x ND110/CX	32 bit
4Mb	1.0 x ND110/CX	48 bit
2Mb	1.0 x ND110/CX	48 bit

TECHNOLOGY.

1

- * Two gate arrays in 1.5 um CMOS
- * 1 megabit DRAM in SIP's
- * Static RAM with increased performance
- * PAL's with increased performance
- * CMOS high speed/low power buffers

Gate array ND-DELILAH:

- * LSI LOGIC LL10K series Compacted Array
- * Channelless architecture
- * 14000 gates used of 50000
- * 224 pin Ceramic (later plastic) PGA
- * 1.5 um CMOS technology
- * 0.7 ns typical gate delay
- * 1.5 times LL7K series performance
(used in ND110/CX and SAMSON)
- * Price initially the same as ND110/CX
gate arrays.

Gate array ND-DELILAH:

Contains, from ND 110/CX:

- * Gate array RMIC (1800 gates)
- * Gate array RMAC (2500 gates)
- * Gate array BUFALU (4900 gates)
- * Interrupt System (2 x 2914)
- * Trap System (4 x PAL)
- * Decoding (3 x PAL
+ 12 x DIP)

Gate array ND-DELDGA:

- * NEC CMOS4A series Gate Array
- * Channelled architecture
- * 1400 gates used of 1600
- * 120 pin Plastic PGA
- * 1.5 um CMOS technology
- * 0.9 ns typical gate delay
- * Reduced performance compared to PAL's
- * Price ca. 50 NOK. (same as 1 x 9403)

Gate array ND-DELDGA:

Contains, from ND 110/CX:

- * Panel FIFO (2 x 9403)
- * Decode (6 x PAL + 1 DIP)
- * Panel interrupt (2913)
- * Power up (6 x DIP)
- * Refresh control (4 x DIP)

Dynamic Random Access Memory:

- * Used to implement 4 Mb on board memory
- * 1 Megabit devices
- * 100ns access time
- * Fast page mode
- * Mounted on SIP's 4 on one side and 5 on the other.
- * Low profile, can be fitted vertically
- * 16 times more compact than 2MB board
- * 4 times more compact than 8MB board
- * 4 times more compact than Butterfly

Static Random Access Memory:

- * 4Kx4 (Control store) 20-25ns access
Gives 1.5 times ND-110/CX performance
- * 2Kx8 (Cache, page tables) 25ns access
Saves 8 packages. Improved performance
- * 2Kx8 (Register file) 25ns access
Saves 2 packages. Improved performance

TECHNOLOGY.

8

PAL's with 30% performance increase available at 2.5 times the price.

CMOS high speed buffers:

	delay	current sink	power consumption
74F244	6.5ns	64mA	60-90mA
74PCT244	6.5ns	64mA	25-50mA

These devices are still priced high.

CACHE.

1

Delilah: Rask:

No. of Cache Banks: 2 4

Microcode space: 7K 6K

Cache clear: 1 cycle Up to 1K cycles

CACHE.

2

Instructions	Cache Bank	1K
Micro Instructions	Cache Bank	1K
Data	Cache Bank	1K

If we have the address we are writing to in the Instructions Cache, we must invalidate this before writing (to the Data Cache).

CACHE.

3

Buffered Write Cycles are approximately twice as fast as on ND110/CX.

Instruction Cache and Micro Instruction Cache updated on FETCH.

Data Cache updated on Read and Write (Write through).

CACHE.

4

Only one set of used bits needed for the Instruction Cache and one set for the Data Cache.

This is because cache clear is instantaneous.

Only 1K microinstruction cache will free 1K to more microcode.

CACHE.


5

Cache Status Register format:

INHIBIT	Bit 4	=1 if last write only went to memory
CFIN	Bit 3	Allways 1
MANDIS	Bit 2	Cache off (switch)
CON	Bit 1	Cache on (switch)
CUP	Bit 0	Cache UPdated

BUS INTERFACE
&
DUAL PORT MEMORY

BUS, PROCESSOR AND MEMORY INTERFACE



DUAL PORT MEMORY

- MAY BE CONFIGURED WITH:
 - 1) 2 MBYTES RAM
 - OR 2) 4 MBYTES RAM
- USES 2 OR 4 1Mx9 SIP DRAM STRIPS
- BYTE WIDE PARITY
- PARITY ERROR ADDRESS/STATUS STORED FOR LOCAL MEMORY
- MEMORY SIZE CONTROLLED BY PAL
- ALL LOCAL MEMORY CAN BE SWITCHED OFF
- LOCAL MEMORY STARTS FROM ADDRESS 0
- HANDLES 2 SEMAPHORES:
 - 1) CPU
 - 2) BUS ACCESSES TO LOCAL MEMORY
- LOCAL MEMORY ARBITRATION PRIORITY:


1) REFRESH	HIGHEST
2) CPU (LAST WAS REFRESH)	.
3) BUS (DMA)	.
4) CPU	LOWEST

ND100 BUS INTERFACE


- HANDLES ALL ND100 BUS SIGNALS AND TIMING
- CONTROLS MULTIPLEXING OF LOCAL BD
- HANDLES SEMAPHORE FOR ND100 BUS MEMORY
- PARITY ERROR ADDRESS/STATUS STORED FOR ND100 MEMORY
- BUS ARBITRATION PRIORITY:
 - 1) REFRESH HIGHEST
 - 2) CPU (LAST WAS REFRESH) .
 - 3) DMA DEVICES .
 - 4) CPU LOWEST

DATA PATHS


1) PROC to LOCAL MEMORY




2) PROC to ND100 MEMORY




3) DMA to LOCAL MEMORY






DELILAH BUS INTERFACE
DATA PATH



DELILAH MEMORY



ND_100 BUS

BUS INTERFACE

TO MEMORY

REFRESH

CPURQ

LBD

PPN, CA

ARBITRATION

BUS CYCLE CONTROL

PARITY CONTROL

DRIVERS

CONTROL

DATA
PATH

ADDR/DATA

DELYLAH INFORMATION PACK

CONTENTS:

Page

Switches and Indicators	1
Straps	2
Test Points	3
CGA Test Multiplexer	4
IDB Source Selection	5
Command Decoding	6
LA Source	9
Trap System	10
Circuit Diagrams (PCB)	11



SWITCHES AND INDICATORS

SW1 - Cache ON/OFF (illuminates LED1)

SW2 - switches local memory on/off

LED1 (RED) - indicates that cache has been switched OFF
with SW1

LED2 (RED) - indicates that CPU is stopped

LED3 (GREEN) - indicates that CPU is running

LED4 (RED) - shows parity error in low byte of a word in
local memory

LED5 (RED) - shows parity error in high byte of a word in
local memory


LED6 (GREEN) - shows that local memory has been granted to
the CPU

LED7 (YELLOW)- shows that local memory has been granted to
the ND100 Bus

STRAPS

STR1 - no strap => CD to tracer
 strap => IDB to tracer

STR2-STR12 - hardware configuration strap field :



print no: STR 3 4:

● 0 = 3202 (Delilah)

ECO level: STR 5 6 7 8 9

● ● ● ● 0	=	A
● ● ● ● ●	=	B
0 0 0 0 0	=	C
0 0 0 0 ●	=	D
0 0 0 ● 0	=	E
0 0 0 ● ●	=	F
0 0 ● 0 0	=	G
0 0 ● 0 ●	=	H
0 0 ● ● 0	=	J
0 0 ● ● ●	=	K
0 ● 0 0 0	=	L
0 ● 0 0 ●	=	M
0 ● 0 ● 0	=	N
0 ● 0 ● ●	=	P
0 ● ● 0 0	=	Q
0 ● ● 0 ●	=	R
0 ● ● ● 0	=	S
0 ● ● ● ●	=	T
● 0 0 0 0	=	U
● 0 0 0 ●	=	V
● 0 0 ● 0	=	W
● 0 0 ● ●	=	X
● 0 ● 0 0	=	Y
● 0 ● 0 ●	=	Z
● 0 ● ● 0	=	BA
● 0 ● ● ●	=	BB
● ● 0 0 0	=	BC
● ● 0 0 ●	=	BD
● ● 0 ● 0	=	BE
● ● 0 ● ●	=	BF
● ● ● 0 0	=	BG
● ● ● 0 ●	=	BH

Print version - to be defined

STR13-STR15 - see "CGA TEST MULTIPLEXER"

STR16 - no strap => traps enabled
 strap => traps disabled

TEST POINTS

TP1
TP2-TP6

- INTRO~ from CGA
- see "CGA TEST MULTIPLEXER"

DELILAH CGA - TEST MULTIPLEXER

There are a number of nodes within the Delilah CGA which are brought out to test points on the PCB, to allow monitoring of events internal to the gate array. Three jumpers, STR13 - STR15 determine the signals which will appear on test points TP2 - TP6 according to the following table (● = link IN; blank = no link):

STR			TP				
15	14	13	2	3	4	5	6
			0	TVEC3	TVEC2	TVEC1	TVECO
		●	DEEP	SC6	SC5	SC4	SC3
	●		RESTR	CFETCH	O0D	DZD	LCZ~
	●	●	1	T~	P~	COND	UP~
●			CRY	SGR	F15	ZF	OVF
●		●	1	XFETCH~	WP~	PTM	MI
●	●		DSTOP~	WRITE~	CBRK~	IND~	VACC~
●	●	●	1	VEX	LDIRV	CSMREQ	1

DELILAH IDB SOURCE SELECTION

IDBS (4:0)		EXPLANATION	COMMENTS
0	ALU	ALUF OR A-OPR	CGA (ALU)
1	BMG	BIT MASK GENERATOR	CGA (ALU)
2	GPR	GENERAL PURPOSE REGISTER	CGA (ALU)
3	DBR	DB/CACHE READ REGISTER	CGA (ALU)
4	ARG	MICRO ARGUMENT REGISTER	CGA (ALU)
5	REG	REGISTER FILE	CPU
6	STS	MACRO STATUS REGISTER	CGA (ALU)
7		UNUSED	OLD MMU
10	BARG	B OPERAND AS ARG(3:0)	CGA (ALU)
11	SWAP	BYTE SWAP REGISTER	CGA (ALU)
12	PEA	PARITY ERROR ADDRESS	MEM & BIF
13	PES	PARITY ERROR STATUS & ADDRESS	MEM & BIF
14	AARG	A OPERAND AS ARG(6:3)	CGA (ALU)
15	PICS	PIC STATUS	CGA (INTR)
16	IOR	IO REGISTER	IO
17		UNUSED	
20	MIPANS	PANEL STATUS	IO
21	MAPANS	PANEL STATUS, RESET BIT12	IO
22	GPR,SEXT	GPR, SIGN EXTENDED	CGA (ALU)
23	PGS	PAGING STATUS REGISTER	CGA (IDBCTL)
24	CSR	CACHE STATUS REGISTER	CPU/MMU/CSR
25	PCR	PAGING CONTROL REGISTER	CGA (MAC)
26	ALD	ALD & PRINT STATUS	IO
30	RCS	CONTROL STORE WORD Does not directly enable onto IDB except via Command RWCS (36.1)	
31	PICV	PIC VECTOR	CGA (INTR)
32		UNUSED (OLD LBR)	
33		UNUSED (OLD PTC)	
34		UNUSED (OLD JMPA)	
35	RINR	INSTALLATION NUMBER	IO
36	PICMASK	PIC MASK REGISTER	CGA (INTR)
37	UART	READ UART - In conjunction with Command CEUART (05)	IO

COMMAND	MNEMONIC	S	S	R	D	W	F	F	M	L	L	L
		H	L	T	T	R	E	O	R	D	D	D
		O	O			I	T	R	E	I	G	D
		R	W			T	C	M	Q	R	P	B
		T				E	H			V	R	R
20.0	LDSEG	*	*
20.1		*	*
20.2		*	*
20.3	LDIRV	*	*	*	.	.
21.0	WCHIM	.	*
21.1	SSEMA	*	*
21.2	CCLR	*	*
21.3	LDEXM	*	*
22.0	IREAD,PT	.	*	*	*	.	.	.	*	.	*	.
22.1	IREAD,APT	.	*	*	*	.	.	.	*	.	*	.
22.2	MAP	.	*	*	.	*	.
22.3	CNEXT,NWP	.	*	*	.	.	*	*	*	*	*	.
23.0	CJMP,F15	.	*	*	.	.	*	*	*	*	.	*
23.1	CJMP,NF15	.	*	*	.	.	*	*	*	*	.	*
23.2	CJMP,F=0	.	*	*	.	.	*	*	*	*	.	*
23.3	CJMP,NF=0	.	*	*	.	.	*	*	*	*	.	*
24.0	CNEXT,SGR	.	*	*	.	.	*	*	*	*	.	*
24.1	CNEXT,NSGR	.	*	*	.	.	*	*	*	*	.	*
24.2	CNEXT,CRY	.	*	*	.	.	*	*	*	*	.	*
24.3	CNEXT,NCRY	.	*	*	.	.	*	*	*	*	.	*
25.0	CNEXT,F15	.	*	*	.	.	*	*	*	*	.	*
25.1	CNEXT,NF15	.	*	*	.	.	*	*	*	*	.	*
25.2	CNEXT,F=0	.	*	*	.	.	*	*	*	*	.	*
25.3	CNEXT,NF=0	.	*	*	.	.	*	*	*	*	.	*
26.0	JMP,*	.	*	*	.	.	*	*	*	*	.	*
26.1	JMP,B	.	*	*	.	.	*	*	*	*	.	*
26.2	JMP,I	.	*	*	.	.	*	*	*	*	.	*
26.3	JMP,X	.	*	*	.	.	*	*	*	*	.	*
27.0	JMP,XB	.	*	*	.	.	*	*	*	*	.	*
27.1	JMP,XI(,B)	.	*	*	.	.	*	*	*	*	.	*
27.2		.	*	*	.	.	*	*	*	*	.	*
27.3	CONTINUE	.	*	*	.	.	*	*	*	*	.	*

12 October 1986

DELILAH TRAP SYSTEM

PRIORITY	VECT	F V T T R R A A P P	W V R A I I C T N C E D	F I P D E N A S I I T T N C R E O H Q L P	543	21	09	10	TRAP	L P E V V I E O L L
1	0001	X X	1	X X X X X X X	000	XX	XX	XX	PGF	1 1
2	0010	X X X X X X X X	1	1 X X X X X X X 1 X X X X X X X 1 X X 1 X X X 1 0 0 0 X X X	OXX XOO XXO XOX	XX	XX	XX	WPV IPV FPV RPV	1 1 1 1 1 1 1 1
		X X X X X X	1	X X	XXX	XX	1X	OX	RV RV RV	1 0 1 0 1 0
3	0101	X X	1	1 X X X X X X	1XX	OX	XX	XX	WIP	2 0
6	0100	X X	1	X X X X X X X	XXX	XO	XX	XX	PGU	2 0
8	0011	X X X X X X	1	X X 1 X X X X X 1 X X X X X 1 X X X	XX1 XX1 XX1	XX	OX	1X	RD RD RD	2 0 2 0 2 0
12	1100	1 X	1	X X 1 X X X	XXX	XX	XX	XX	FTRP	3 0
13	1101	X 1	1	X X X X X X X	XXX	XX	XX	XX	VTRP	3 0
14	1110	X X	X	X X X 1 1 1 0	XXX	XX	XX	XX	PAN	3 0
15	1111	X X	X	X X X 1 1 0 X	XXX	XX	XX	XX	MAC	3 0

VTRP = Spare Trap when VACC

FTRP = Spare Trap when FETCH * VACC (see note below)

Priority: Level 1 > Level 2 > Level 3
 (Level 3 = /Level 1 * /Level 2)

NOTE:

If a PANel or MACro interrupt is pending when a FETCH is executed, VACC will be suppressed. This will result in the suppression of all other traps (which are dependant on VACC) until the MACro or PANel interrupt has been processed.