Am99C68/Am99CL68

4096 x 4 CMOS Static R/W Random-Access Memory

DISTINCTIVE CHARACTERISTICS

- High speed access times as fast as 45 ns
- Fully static storage and interface circuitry
- No clocks or timing signals required
- Automatic power down when deselected
- Low power dissipation:
 - Active: 660 mW Max.

-
 - Standby: 11 mW Max. (Am99C68)
- 275 μW Max. (Am99CL68)

 Standard 20-pin, .300-inch dual-in-line package
- TTL-compatible interface levels
- 2-V data retention

GENERAL DESCRIPTION

The Am99C68 and Am99CL68 are high-performance CMOS static random- access memories. Organized as 4096 words of 4 bits, the device operation is from a single +5-volt supply and all input/output levels are TTL compatible.


Both devices enter the standby power mode when $\overline{\text{CE}}$ is taken HIGH. They go into a full standby mode when, in addition to $\overline{\text{CE}}$ being HIGH, V_{IN} is either greater than (V_{CC}

-0.2 V) or less than 0.2 V. In the full standby power mode, the Am99C68 draws 2 mA and the Am99CL68 draws only 50 $\,\mu\text{A}.$

Both devices have a data retention mode which allows them to maintain memory when V_{CC} is as low as 2.0 V.

Data readout is not destructive and has the same polarity as data input.

BLOCK DIAGRAM



Publication # Rev. Amendment
04977 B /0
Issue Date: May 1986

4-279


PRODUCT SELECTOR GUIDE Family Am99C68/Am99CL68 Part Number Orderina 99CL68-55 99C68-70 99CL68-70 99CL68-35 99C68-45 99CL68-45 99C68-55 99C68-35 Part Number Maximum TBD* 45 55 70 Access Time (ns) 100 TBD 100 100 **C** Devices ICC Max. (mA) **M** Devices TBD 120 120 120 ISB Max. TBD 20 20 20 (mA) I_{SBI} Max. 50 TBD 2000 50 2000 **TBD** 2000 50 (μA) ICCDR Max. TBD 1600 40 1600 40 1600 40 TBD (µA) *TBD = To Be Determined. **CONNECTION DIAGRAM** LOGIC SYMBOL **Top View** V_{CC} (+5 V) 20 19 A₀-A₁₁ 18 17 WE 16 ĈĒ 1/01 15 1/01-1/04 A 10 1/02 1/03 A₁₁ LS002320 V_{CC} = +5-V Power Supply ČĒ 12 1/04 GND = Ground WE GND 11 CD009350 Note: Pin 1 is marked for orientation.

ORDERING INFORMATION (Cont'd.)

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number**

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range E. Optional Processing



Valid (Combinations
AM99C68-45	
AM99CL68-45	-
AM99C68-55	¬¬ → DC, DCB,
AM99CL68-55	PC, PCB
AM99C68-70	
AM99CL68-70	1

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type
- E. Lead Finish



Valid (Combinations
AM99C68-45	
AM99CL68-45	
AM99C68-55	¬
AM99CL68-55	─¦ /BRA
AM99C68-70	
AMOOCI 69.70	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

PIN DESCRIPTION

A₀ - A₁₁ Address Line (Inputs)

These inputs select the desired location (memory cell) that data is read from or written to.

WE Write Enable (Input, Active LOW)

This input enables data to be written into the memory location selected by the address when $\overline{\text{CE}}$ is active.

CE Chip Enable (Input, Active LOW)

CE acts as a general enable for the part. When CE is active LOW and WE is HIGH, data will be read. When CE is active HIGH and WE is LOW, data will be written.

I/O₁-I/O₄ Data In/Out Bus (Bidirectional, active HIGH) These I/O lines provide the path for data to be read from or written to the selected memory cell.

V_{CC} +5-Volt Power Supply

GND 0-Volt Ground

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ceramic DIPs65 to +150°C
Plastic DIPs55 to +150°C
Ambient Temperature
with Power Applied
Ceramic DIPs55 to +125°C
Plastic DIPs10 to +85°C
Supply Voltage
with Respect to Ground0.5 to +7.0 V
All Signal Voltages
with Respect to Ground0.5 to +7.0 V
DC Output Short-Circuit Current, into
Outputs (Note 1)25 mA

Notes: 1. Not more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

0 to +70°C
55 to +125°C

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Note 4)


Parameter Symbol	Parameter Description	Test Conditions V _{OH} = 2.4 V, V _{CC} = 4.5 V		Min.	Max.	Unite
ЮН	Output HIGH Current			-4.0		mA
IOL Output LOW Current	V _{OL} = 0.4 V	C Devices	8.0		mA	
		M Devices	8.0			
V _{IH}	Input HIGH Voltage			2.2	6.0	٧
V _{IL}	Input LOW Voltage	(Note 3)		-0.5	0.8	٧
lıx	Input Load Current	$GND \le V_i \le V_{CC}$		-5.0	5.0	μА
loz	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled		-5.0	5.0	μΑ
I _{CC} V _{CC} Operating Supply Current	Max. V _{CC} , CE ≤ V _{IL}	C Devices		100.0		
	Output Open, Max. Frequency	M Devices		120.0	mA	
ISB	Automatic Power-Down Current	Max. V _{CC} , (CE ≥ V _{IH})			20.0	mA
Full Standby ISB1 Power Supply Current	CE ≥ V _{IH} ,	Am99C68		2,000		
	$V_{IN} \ge (V_{CC} - 0.2 \text{ V})$ or $\le 0.2 \text{ V}$	Am99CL68		50.0	μΑ	

CAPACITANCE


Parameter Symbol	Parameter Description	1		Max.	Units
Cı	Input Capacitance	Test Frequency = 1.0 MHz, T _A = 25°C, All pins		6.0	pF
C _{1/O}	Input/Output Capacitance	at 0 V, V _{CC} = 5 V (Note 7)		7.0	pr

- Notes*: 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified l_{OL}/l_{OH} and 30-pF l_{Oad} capacitance. Output timing reference is 1.5 V.
 - The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
 - V_{IL} voltages of less than -0.5 V on the I/O pins will cause the output current to exceed the maximun rating. -0.1-V and -3.0-V pulses can be tolerated for up to 50 ns and 10 ns respectively.
 - 4. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
 - At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} and t_{WZ} is less than t_{OW} for all devices. Transition is measured from the inputs at 1.5 V to the outputs at 1.0 V, and 0.9 V using the load shown in Test Circuit B (see Switching Test Circuits). C_L = 5 pF.
 - 6. The minimum limit is not tested and is included as user-guidelines only.
 - 7. These parameters are not tested, but are guaranteed by characterization.
- *Notes listed also correspond to references made in Switching Characteristics table.


KEY TO SWITCHING WAVEFORMS



SWITCHING TEST CIRCUITS




A. Output Load



B. Output Load for tHZ, tLZ, tow, twz

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Units
V _{DR} V _{CC} for Data Retention				2.0		V
ICCDR Data Retention Current	CS ≥ V _{CC} -0.2 V	Am99C68		1600	μΑ	
		Am99CL68		40		
^t CDR	Chip Deselect to Data Retention Time (Note 1)	$V_{IN} \ge (V_{CC} - 0.2 \text{ V}) \text{ or } \le 0.2 \text{ V}$		0		ns
t _R	Operation Recovery Time (Note 1)			^t RC		ns



Data Retention Waveform (Note 2)

- Notes: 1. Parameter is not tested, but is guaranteed by design.
 - 2. Waveforms shown are not actual and may vary in use.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1) Am99C68-70 Am99C68-35 Am99C68-45 Am99C68-55 Am99CL68-35 Am99CL68-45 Am99CL68-55 Am99CL68-70 **Parameter Parameter Parameter** Units Min. May Min. Max. Description Min. Max. Min. Max. Symbol No. READ CYCLE Address Valid to Address Do Not Care TBD* 45 55 70 ns Time (Read Cycle Time) Address Valid to Data-Out Valid Delay TBD 45 55 70 ne 2 tAA (Address Access Time) Chip Enable LOW to Data-Out Valid 70 TBD 45 55 ns 3 **tACS** (Chip Enable Access Time) Chip Enable LOW to Data-Out On 5 TBD 5 5 ns 4 t_{LZ} (Note 5) Chip Enable HIGH to Data-Out Off o 30 25 TBD ٥ 20 n ns 5 tHZ (Notes 5 & 6) Address Unknown to Data-Out 5 5 ns 6 TBD 5 t_{OH} Unknown Time Chip Enable HIGH to Power-Down 70 TRD 45 55 ns 7 tpn Delay (Note 7) Chip Enable LOW to Power-On Delay 0 0 TRD ٥ กร 8 teu (Note 7) WRITE CYCLE Address Valid to Address Do Not Care TBD 40 50 60 ns 9 twc (Write Cycle Time) Write Enable LOW to Write Enable TBD 35 45 60 ns 10 twp HtGH (Note 2) Write Enable HIGH to Address Do Not 0 0 n กร 11 twe Care Write Enable LOW to Output in High Z 0 30 TBD O 20 O 25 ns 12 twz (Notes 5 & 6) Data In Valid to Write Enable HIGH TBD 15 20 30 ns 13 tow TBD 3 3 3 ns 14 Data Hold Time ton 0 0 15 Address Valid to Write Enable LOW 0 ns tas Chip Enable LOW to Write Enable TBD 35 45 60 ns 16 tcw HIGH (Note 2) Write Enable HIGH to Output In Low Z TBD 5 5 5 ns 17 tow

TBD

35

60

ns

45

Notes: See notes following DC Characteristics table.

Address Valid to End of Write

taw

18

^{*}TBD = To Be Determined.

